Conditions: VDD = +3V, VSS = 0V, $T_A = -40$ °C to +85°C

Symbol	Parameter (condition)	Notes	Min.	Typ.	Max.	Units
	Operating conditions					
VDD	Supply voltage		1.9	3.0	3.6	V
TEMP	Operating Temperature		-40	+27	+85	°C
112.41	operating remperature		10	, 2,	, 02	
	Digital input pin					
V_{IH}	HIGH level input voltage		VDD- 0.3		VDD	V
V_{IL}	LOW level input voltage		Vss		0.3	V
	Digital output pin					
V_{OH}	HIGH level output voltage (I _{OH} =-0.5mA)		VDD- 0.3		VDD	V
V_{OL}	LOW level output voltage (I _{OL} =0.5mA)		Vss		0.3	V
	General RF conditions					
f_{OP}	Operating frequency	1)	2400		2524	MHz
Δf	Frequency deviation	/		±156		kHz
R_{GFSK}	Data rate ShockBurst TM		>0		1000	kbps
F _{CHANNEL}	Channel spacing			1		MHz
CHECKING					•	•
	Transmitter operation					
P_{RF}	Maximum Output Power	4)		0	+4	dBm
P_{RFC}	RF Power Control Range		16	20		dB
P_{RFCR}	RF Power Control Range Resolution				±3	dB
P_{BW}	20dB Bandwidth for Modulated Carrier				1000	kHz
P_{RF2}	2 nd Adjacent Channel Transmit Power 2MHz		ļ		-20	dBm
P _{RF3}	3rd Adjacent Channel Transmit Power 3MHz	5)	<u> </u>	1.2	-40	dBm
I _{VDD}	Supply current @ 0dBm output power	5)	<u> </u>	13	<u> </u>	mA
I _{VDD}	Supply current @ -20dBm output power	5) 6)	1	8.8 0.8		mA
I_{VDD}	Average Supply current @ -5dBm output power, ShockBurst™	(0)		0.0		mA
I_{VDD}	Average Supply current in stand-by mode	7)		12		μΑ
I_{VDD}	Average Supply current in power down			1		μΑ
	Receiver operation					
I_{VDD}	Supply current one channel 250kbps			18		mA
I _{VDD}	Supply current one channel 1000kbps			19		mA
I _{VDD}	Supply current two channels 250kbps			23		mA
I_{VDD}	Supply current two channels 1000kbps			25		mA
RX _{SENS}	Sensitivity at 0.1%BER (@250kbps)			-90		dBm
RX _{SENS}	Sensitivity at 0.1%BER (@1000kbps)			-80		dBm
C/I _{co}	C/I Co-channel			6		dB
C/I_{1ST}	1st Adjacent Channel Selectivity C/I 1MHz			-1		dB
C/I_{2ND}	2 nd Adjacent Channel Selectivity C/I 2MHz			-16		dB
C/I_{3RD}	3 rd Adjacent Channel Selectivity C/I 3MHz			-26		dB
RX_B	Blocking Data Channel 2			-41		dB

ShockBurstTM

The ShockBurst[™] technology uses on-chip FIFO to clock in data at a low data rate and transmit at a very high rate thus enabling extremely power reduction.

When operating the TRW-2.4G in ShockBurstTM, you gain access to the high data rates (1 Mbps) offered by the 2.4 GHz band without the need of a costly, high-speed micro controller (MCU) for data processing.

By putting all high speed signal processing related to RF protocol on-chip, the TRW-2.4G offers the following benefits:

- Highly reduced current consumption
- Lower system cost (facilitates use of less expensive micro controller)
- Greatly reduced risk of 'on-air' collisions due to short transmission time

The TRW-2.4G can be programmed using a simple 3-wire interface where the data rate is decided by the speed of the micro controller.

By allowing the digital part of the application to run at low speed while maximizing the data rate on the RF link, the nRF ShockBurst™ mode reduces the average current consumption in applications considerably.

ShockBurstTM principle

When the TRW-2.4G is configured in ShockBurst[™], TX or RX operation is conducted in the following way (10 kbps for the example only).




Figure 4 Clocking in data with MCU and sending with ShockBurst™ technology




Figure 1 Current consumption with & without ShockBurst™ technology




Figure 2 Flow Chart ShockBurst™ Transmit of TRW-2.4G

nRF2401 ShockBurstTM Transmit:

MCU interface pins: CE, CLK1, DATA

- When the application MCU has data to send, set CE high. This activates TRW-2.4G on-board data processing.
- The address of the receiving node (RX address) and payload data is clocked into the TRW-2.4G. The application protocol or MCU sets the speed <1Mbps (ex: 10kbps).
- 3. MCU sets CE low, this activates a TRW-2.4G ShockBurstTM transmission.
- TRW-2.4G ShockBurstTM:
 - RF front end is powered up
 - RF package is completed (preamble added, CRC calculated)
 - Data is transmitted at high speed (250 kbps or 1 Mbps configured by user).
 - TRW-2.4G return to stand-by when finished




Figure 3 Flow Chart ShockBurst™ Receive of TRW-2.4G

TRW-2.4G ShockBurstTM Receive:

MCU interface pins: CE, DR1, CLK1 and DATA (one RX channel receive)

- Correct address and size of payload of incoming RF packages are set when TRW-2.4G is configured to ShockBurstTM RX.
- To activate RX, set CE high.
- After 200 μs settling, TRW-2.4G is monitoring the air for incoming communication.
- When a valid package has been received (correct address and CRC found), TRW-2.4G removes the preamble, address and CRC bits.
- 5. TRW-2.4G then notifies (interrupts) the MCU by setting the DR1 pin high.
- MCU may (or may not) set the CE low to disable the RF front end (low current mode).
- The MCU will clock out just the payload data at a suitable rate (ex. 10 kbps).
- When all payload data is retrieved TRW-2.4G sets DR1 low again, and is ready for new incoming data package if CE is kept high during data download. If the CE was set low, a new start up sequence can begin, see Figure 12

DuoCeiverTM Simultaneous Two Channel Receive Mode

In both ShockBurstTM modes the TRW-2.4G can facilitate simultaneous reception of two parallel independent frequency channels at the maximum data rate. This means:

- TRW-2.4G can receive data from two 1 Mbps transmitters (ex: TRW-2.4G or TRW-2.4G) 8 MHz (8 frequency channels) apart through one antenna interface.
- The output from the two data channels is fed to two separate MCU interfaces.
 - Data channel 1: CLK1, DATA, and DR1
 - Data channel 2: CLK2, DOUT2, and DR2
 - DR1 and DR2 are available only in ShockBurst™.

The TRW-2.4G DuoCeiver™ technology provides 2 separate dedicated data channels for RX and replaces the need for two, stand alone receiver systems.




Figure 4 Simultaneous 2 channel receive on TRW-24G

There is one absolute requirement for using the second data channel. For the TRW-2.4G to be able to receive at the second data channel the frequency channel must be 8MHz higher than the frequency of data channel 1. The TRW-2.4G must be programmed to receive at the frequency of data channel 1. No time multiplexing is used in TRW-2.4G to fulfil this function. In direct mode the MCU must be able to handle two simultaneously incoming data packets if it is not multiplexing between the two data channels. In ShockBurstTM it is possible for the MCU to clock out one data channel at a time while data on the other data channel waits for MCU availability, without any lost data packets, and by doing so reduce the needed performance of the MCU.




Figure 5) DuoCeiverTM with two simultaneously independent receive channels.

DEVICE CONFIGURATION

All configuration of the TRW-2.4G is done via a 3-wire interface to a single configuration register. The configuration word can be up to 15 bytes long for ShockBurstTM

Configuration for ShockBurst[™] operation

The configuration word in ShockBurstTM enables the TRW-2.4G to handle the RF protocol. Once the protocol is completed and loaded into TRW-2.4G only one byte, bit[7:0], needs to be updated during actual operation.

The configuration blocks dedicated to ShockBurst™ is as follows:

- <u>Payload section width</u>: Specifies the number of payload bits in a RF package.
 This enables the TRW-2.4G to distinguish between payload data and the CRC bytes in a received package.
- Address width: Sets the number of bits used for address in the RF package.
 This enables the TRW-2.4G to distinguish between address and payload data.
- Address (RX Channel 1 and 2): Destination address for received data.
- CRC: Enables nRF2401 on-chip CRC generation and de-coding.

NOTE:

These configuration blocks, with the exception of the CRC, are dedicated for the packages that a TRW-2.4G is to receive.

In TX mode, the MCU must generate an address and a payload section that fits the configuration of the TRW-2.4G that is to receive the data.

When using the TRW-2.4G on-chip CRC feature ensure that CRC is enabled and uses the same length for both the TX and RX devices.

PRE-AMBLE	ADDRESS	PAYLOAD	CRC
-----------	---------	---------	-----

Figure 10 Data packet set-up

Configuration Word overview

	Bit position	Number of bits	Name	Function
	143:120	24	TEST	Reserved for testing
ıti.	119:112	8	DATA2_W	Length of data payload section RX channel 2
gara	111:104	8	DATA1_W	Length of data payload section RX channel 1
l jiji	103:64	40	ADDR2	Up to 5 byte address for RX channel 2
S K	63:24	40	ADDR1	Up to 5 byte address for RX channel 1
TST_	23:18	6	ADDR_W	Number of address bits (both RX channels).
κBu	17	1	CRC_L	8 or 16 bit CRC
ShockBurst TM configuration	16	1	CRC_EN	Enable on-chip CRC generation/checking.
	15	1	RX2_EN	Enable two channel receive mode
ion	14	1	СМ	Communication mode (Direct or ShockBurst™)
General device configuration	13	1	RFDR_SB	RF data rate (1Mbps requires 16MHz crystal)
ice con	12:10	3	XO_F	Crystal frequency
ral dev	9:8	2	RF_PWR	RF output power
Gene	7:1	7	RF_CH#	Frequency channel
	0	1	RXEN	RX or TX operation

Table 1 Table of configuration words.

The configuration word is shifted in MSB first on positive CLK1 edges. New configuration is enabled on the falling edge of CS.

NOTE.

On the falling edge of CS, the TRW-2.4G updates the number of bits actually shifted in during the last configuration.

Ex:

If the TRW-2.4G is to be configured for 2 channel RX in ShockBurst™, a total of 120 bits must be shifted in during the first configuration after VDD is applied.

Once the wanted protocol, modus and RF channel are set, only one bit (RXEN) is shifted in to switch between RX and TX.

Configuration Word Detailed Description

The following describes the function of the 144 bits (bit 143 = MSB) that is used to

configure the TRW-2.4G

General Device Configuration: bit[15:0] ShockBurstTM Configuration: bit[119:0]

Test Configuration: bit[143:120]

MSB				TEST				
D143	D142	D141	D140	D139	D138	D137	D136	
		1	Reserved	for testing	;			
1	0	0	0	1	1	1	0	Default

MSB	TEST											1				
D135	D134	D133	D132	D131	D130	D129	D128	D127	D126	D125	D124	D123	D122	D121	D120	1
					F		for testi	ng						Close PL	L in TX	
0	0	0	0	1	0	0	0	0	0	0	1	1	1	0	0	Default

			DATA	A2_W				
D1 19	D118	D117	D116	D115	D114	D113	D112	
	Data w	idth chani	nel#2 in #	of bits ex	cluding a	ddr/crc		
0	0	1	0	0	0	0	0	Default

			DATA	41_W				1
D1 11	D110	D109	D108	D107	D106	D105	D104	l
	Data w	idth chan	nel#1 in#	of bits ex	cluding a	ddr/crc		l
0	0	1	0	0	0	0	0	

				AD	DR2						
D103	D102	D101	 D71	D70	D69	D68	D67	D66	D65	D64	
			Channel	#2 Addres	s RX (up	to 40bit)					
0	0	0	 1	1	1	0	0	1	1	1	Defi

					ADI	DR1					
D63	D62	D61		D31	D30	D29	D28	D27	D26	D25	D24
	Channel#1 Address RX (up to 40bit)										
0	0	0		1	1	1	0	0	1	1	1

		ADE	R_W			
D23	D22	D21	D20	D19	D18	
Add	lress wid	th in # c	f bits (b	oth cham	nels)	
0	0	1	0	0	0	Default

CR	С	
D17	D16	
CRC Mode 1 – 16bit, 0 – 8bit	CRC 1 – enable; 0 – disable	
0	1	Default

	RF-Programming												LSB			
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Two Ch.	BUF	OD	XC			RF F	ower -			Chan	nel sele	ection			RXEN	
0	0	0	0	1	1	1	1	0	0	0	0	0	1	0	0	1

Table 2Configuration data word

The MSB bit should be loaded first into the configuration register.

Default configuration word: h8E08.1C20.2000.0000.00E7.0000.0000.E721.0F04.

ShockBurst[™] configuration:

The section B[119:16] contains the segments of the configuration register dedicated to ShockBurstTM operational protocol. After VDD is turned on ShockBurstTM configuration is done once and remains set whilst VDD is present. During operation only the first byte for frequency channel and RX/TX switching need to be changed.

PLL_CTRL

PLL_CTRL							
D121	D120	PLL					
0	0	Open TX/Closed RX					
0	1	Open TX/Open RX					
1	0	Closed TX/Closed RX					
1	1	Closed TX/Open RX					

Table 10 PLL setting.

Bit 121-120:

PLL_CTRL: Controls the setting of the PLL for test purposes. With closed PLL in TX no deviation will be present.

DATAx_W

DATA2_W								
119	118	117	116	115	114	113	112	

DATA1_W								
111 110 109 108 107 106 105 104								

Table 4 Number of bits in payload.

Bit 119 – 112:

DATA2_W: Length of RF package payload section for receive-channel 2.

Bit 111 – 104:

DATA1_W: Length of RF package payload section for receive-channel 1.

NOTE:

The total number of bits in a ShockBurst™ RF package may not exceed 256! Maximum length of payload section is hence given by:

$$DATAx_W(bits) = 256 - ADDR_W - CRC$$

Where:

ADDR_W: length of RX address set in configuration word B[23:18] CRC: check sum, 8 or 16 bits set in configuration word B[17]

PRE: preamble, 4 or 8 bits are automatically included

Shorter address and CRC leaves more room for payload data in each package.

ADDRx

ADDR2											
103	102	101		71	70	69	68	67	66	65	64
ADDR1											
63	62	61		31	30	29	28	27	26	25	24

Table 5 : Address of receiver #2 and receiver #1.

Bit 103 - 64:

ADDR2: Receiver address channel 2, up to 40 bit.

Bit 63 - 24: ADDR1

ADDR1: Receiver address channel 1, up to 40 bit.

NOTE!

Bits in ADDRx exceeding the address width set in ADDR_W are redundant and can be set to logic 0.

ADDR_W & CRC

ADDR_W						CRC_L	CRC_EN
23	22	21	20	19	18	17	16

Table 6 Number of bits reserved for RX address + CRC setting.

Bit 23 - 18:

ADDR_W: Number of bits reserved for RX address in ShockBurst™ packages.

NOTE:

Maximum number of address bits is 40 (5 bytes). Values over 40 in ADDR W are not valid.

Bit 17:

CRC_L: CRC length to be calculated by TRW-2.4G in ShockBurst™.

Logic 0: 8 bit CRC Logic 1: 16 bit CRC

Bit: 16:

CRC_EN: Enables on-chip CRC generation (TX) and verification (RX).

Logic 0: On-chip CRC generation/checking disabled Logic 1: On-chip CRC generation/checking enabled

NOTE:

An 8 bit CRC will increase the number of payload bits possible in each ShockBurstTM data packet, but will also reduce the system integrity.

General device configuration:

This section of the configuration word handles RF and device related parameters.

Modes:

	RX2_EN	CM	RFDR_SB	XO_F			RF_PWR		
I	15	14	13	12	11	10	9	8	

Table 7 RF operational settings.

Bit 15:

RX2_EN:

Logic 0: One channel receive

Logic 1: Two channels receive

NOTE:

In two channels receive, the TRW-2.4G receives on two, separate frequency channels simultaneously. The frequency of receive channel 1 is set in the configuration word B[7-1], receive channel 2 is always 8 channels (8 MHz) above receive channel 1.

Bit 14:

Communication Mode:

Logic 1: nRF2401 operates in ShockBurst™ mode

Bit 13:

RF Data Rate:

Logic 0: 2.JRW-2.4G Logic 1: 1 Mbps

NOTE:

Utilizing 250 kbps instead of 1Mbps will improve the receiver sensitivity by 10 dB. 1Mbps requires 16MHz crystal.

Bit 12-10:

D12	D11	D10
0	1	1

Table 8

Bit 9-8:

RF_PWR: Sets TRW-2.4G RF output power in transmit mode:

RF OUTPUT POWER							
D9	D8	P [dBm]					
0	0	-20					
0	1	-10					
1	0	-5					
1	1	0					

Table 9 RF output power setting.

RF channel & direction

		RXEN					
7	-6	5	4	- 3	2	1	0

Table 10 Frequency channel + RX / TX setting.

Bit 7 - 1:

RF_CH#: Sets the frequency channel the nRF2401 operates on.

The channel frequency in *transmit* is given by:

$$Channel_{BE} = 2400 MHz + RF _CH # \cdot 1.0 MHz$$

RF_CH #: between 2400MHz and 2527MHz may be set.

The channel frequency in *data channel 1* is given by:

$$Channel_{RF} = 2400 MHz + RF _CH # \cdot 1.0 MHz$$
 (Receive at PIN#8)

RF_CH #: between 2400MHz and 2524MHz may be set.

NOTE:

The channels above 83 can only be utilized in certain territories (ex: Japan)

The channel frequency in *data channel 2* is given by:

$$Channel_{RF} = 2400 MHz + RF _CH # \cdot 1.0 MHz + 8MHz$$
(Receive at PIN#4)

RF_CH #: between 2408MHz and 2524MHz may be set.

Bit 0:

Set active mode:

Logic 0: transmit mode Logic 1: receive mode

DATA PACKAGE DESCRIPTION

PRE-AMBLE ADDRESS PAYLOAD CRC

Figure 7 Data Package Diagram

The data packet for both ShockBurstTM mode and direct mode communication is divided into 4 sections. These are:

1. PREAMBLE	· The preamble field is required in ShockBurst.
2. ADDRESS	 The address field is required in ShockBurst. mode. 8 to 40 bits length. Address automatically removed from received packet in ShockBurst.mode
3. PAYLOAD	 The data to be transmitted In Shock-Burst mode payload size is 256 bits minus the following:(Address: 8 to 40 bits. + CRC 8 or 16 bits).
4. CRC	· 8 or 16 bits length · The CRC is stripped from the received output data.

IMPORTANT TIMING DATA

The following timing applies for operation TRW-24G

TRW-2.4G Timing Information

nRF2401 timing	Max.	Min.	Name
VDD OFF → ST_BY mode	3ms		Tpd2sby
VDD OFF → Active mode (RX/TX)	3ms		Tpd2a
ST_BY → TX ShockBurst [™]	195µs		Tsby2txSB
ST_BY → TX Direct Mode	202μs		Tsby2txDM
ST_BY → RX mode	202μs		Tsby2rx
Minimum delay from CS to data.		5μs	Tes2data
Minimum delay from CE to data.		5μs	Tce2data
Minimum delay from DR1/2 to clk.		50ns	Tdr2clk
Maximum delay from clk to data.	50ns		Telk2data
Delay between edges		50ns	Td
Setup time		500ns	Ts
Hold time		500ns	Th
Delay to finish internal GFSK data		1/data rate	Tfd
Minimum input clock high		500ns	Thmin
Set-up of data in Direct Mode	50ns		Tsdm
Minimum clock high in Direct Mode		300ns	Thdm
Minimum clock low in Direct Mode		230ns	Tldm

Table 11 Switching times for TRW-2.4G

When TRW-2.4G 1 is in power down it must always settle in stand-by (Tpd2sby) before it can enter configuration or one of the active modes.




Figure 8 Timing diagram for (or VDD off) to stand by mode for TRW-2.4G




Figure 9 VDD off to active mode

Note that the configuration word will be lost when VDD is turned off and that the device then must be configured before going to one of the active modes. If the device is configured one can go directly from power down to the wanted active mode.

Note:

CE and CS may <u>not</u> be high at the same time. Setting one <u>or</u> the other decides whether configuration or active mode is entered.

Configuration mode timing

When one or more of the bits in the configuration word needs to be changed the following timing apply.




Figure 10 Timing diagram for configuration of TRW-2.4G

If configuration mode is entered from power down, CS can be set high after Tpd2sby as shown in Figure 8

ShockBurstTM Mode timing

ShockBurstTM TX:





Figure 11 Timing of ShockBurst™ in TX

The package length and the data rate give the delay Toa (time on air), as shown in the equation.

 $T_{OA} = 1/datarate \cdot (\#databits + 1)$



ShockBurstTM RX:




Figure 12 Timing of ShockBurst™ in RX

The CE may be kept high during downloading of data, but the cost is higher current consumption (18mA) and the benefit is no start-up time (200µs) after the DR1 goes low.

Output Power adjustment

Power setting bits of configuring word	RF output power	DC current consumption
11	0 dBm ±3dB	13.0 mA
10	-5 dBm ±3dB	10.5 mA
01	-10 dBm ±3dB	9.4 mA
00	-20 dBm ±3dB	8.8 mA

Conditions: VDD = 3.0V, VSS = 0V, $T_A = 27^{\circ}C$, Load impedance = 400 Ω .